| File information: | |
| File name: | 07_WD7710.pdf [preview 07 WD7710] |
| Size: | 9871 kB |
| Extension: | |
| Mfg: | Western Digital |
| Model: | 07 WD7710 🔎 |
| Original: | 07 WD7710 🔎 |
| Descr: | Western Digital _dataBooks 1992_SystemLogic_Imaging_Storage 07_WD7710.pdf |
| Group: | Electronics > Other |
| Uploaded: | 10-03-2020 |
| User: | Anonymous |
| Multipart: | No multipart |
| Information about the files in archive: | ||
| Decompress result: | OK | |
| Extracted files: | 1 | |
File name 07_WD7710.pdf WD771 OIWD771 OLP TABLE OF CONTENTS Section Title Page 1.0 INTRODUCTION 7-1 1.1 Document Scope 7-1 1.2 Features 7-1 1.3 General Description 7-2 1.3.1 WD7710 7-2 1.3.2 WD7710lP 7-2 2.0 ARCHITECTURE 7-4 2.1 Initialization And Clocking 7-4 2.2 AT Bus . . . . . . . 7-4 2.3 Main Processor Control 7-4 2.4 Numeric Processor Control 7-4 2.5 Data Bus . . . . . . . 7-4 2.6 Memory and EMS. Control 7-4 2.7 Power Management Control 7-5 2.8 Register File . . . . . . 7-5 2.8.1 lock Status Register 7-5 2.8.2 lock/Unlock Register 7-6 2.9 VlBI Control . 7-6 2.1 0 Cache Control 7-6 3.0 SIGNAL DESCRIPTION 7-10 4.0 INITIALIZATION AND CLOCKING 7-19 4.1 Power-up Reset 7-19 4.2 Clocking ... . 7-19 4.2.1 Internal Clock (ClK14) 7-19 4.2.2 System Bus Clock (SYSClK) 7-19 4.2.3 Processor Clock (CPUClK) . 7-19 4.2.4 CPU Clock (CPUClK) Control Register 7-21 5.0 AT BUS 7-24 5.1 Interrupt Multiplexing ... 7 -24 5.1.1 Data Acknowledge DACK7-5, 3-0 7-24 5.1.2 Data Request DRQIN | ||

| Date | User | Rating | Comment |